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Digital-to-analog convertera b s t r a c t
We propose a novel simple Fully-Additive printing process, involving only depositions, for
realizing printed electronics circuits/systems on ﬂexible plastic ﬁlms. This process is Green
(non-corrosive chemicals), On-Demand (quick-to-print), Scalable (large-format printing)
and Low-Cost vis-à-vis Subtractive printing, a complex deposition-cum-etching process that
otherwise requires expensive/sophisticated specialized IC-like facilities and is Un-Green,
Not-On-Demand, Un-scalable and High-Cost. The proposed Fully-Additive process features
printed transistors with high (1.5 cm2/Vs) semiconductor carrier-mobility, 3 higher
than competing state-of-the-art Fully-Additive processes and comparable to Subtractive
processes. Furthermore, passive elements including capacitors, resistors, and inductors,
and two metal-interconnect layers are likewise Fully-Additive printed–to our knowledge,
to-date the only Fully-Additive process capable of realizing complex circuits/systems on
ﬂexible plastic ﬁlms.
Several analog and mixed-signal circuits are demonstrated, including proposed and con-
ventional differential ampliﬁers, and a charge-redistribution 4-bit digital-to-analog con-
verter (DAC). The proposed ampliﬁer embodies a novel positive-cum-negative feedback
to simultaneously signiﬁcantly improve the gain and reduce susceptibility to process vari-
ations. To improve the speed and reduce the area of the DAC, the parasitic capacitors
therein are exploited. The Fully-Additive proposed ampliﬁer and DAC are benchmarked
against reported realizations (all Subtractive-based processes), and are shown to be highly
competitive despite its realization based on the simple low-cost proposed Fully-Additive
process.
 2014 The Authors. Published by Elsevier B.V. Open access under CC BY-NC-ND license.1. Introduction
The printing technologies for printed electronics can in
general be classiﬁed as either ‘Subtractive’ or ‘Additive’ pro-
cesses. Subtractive-based processes, including Laser Abla-
tion [1] and Photolithography [2], are presentlydominant, and largely resembles and leverages on pres-
ent-day conventional silicon-based processing, involving
a series of additive (deposition) and subtractive (etching,
lift-off, etc.) steps. The primary shortcoming of this process
is the complexity of the steps thereof – they involve highly
specialized processing (and associated expensive/sophisti-
cated equipment and infrastructure), including the use of
corrosive chemicals for the subtractive steps. Not
unexpectedly, the ensuing Subtractive-based printed
electronics is un-green (use of corrosive chemicals), not-
on-demand, un-scalable (printing sizes are limited to
wafer-size due to the specialized equipment, e.g. 200 mm
and 300 mm), and high-cost (including high wastage of
702 J. Chang et al. / Organic Electronics 15 (2014) 701–710chemicals, in part due to etching/lift-off, etc.). In this sense,
Subtractive-based printed electronics somewhat contra-
vene the often-touted merits of printed electronics: green,
on-demand, scalable and low-cost.
At this juncture, several Fully-Additive processes have
been reported [3–13], where the steps strictly involve
depositions only (without etching or lift-off) – each printed
layer is deposited on layer-upon-layer to realize transis-
tors, passive components (resistors, capacitors and induc-
tors) and interconnections thereto. It is instructive to
note that the denotation ‘Fully-Additive’ used herein
explicitly stipulates that all processing steps in the process
are strictly depositions. There is somewhat a misnomer to
the denotation ‘Additive’ because several reported pro-
cesses e.g. [1] were inadvertently deemed ‘Additive’ when
some of the printing steps therein are subtractive. Not
unexpectedly, in these processes, some of the same afore-
said shortcomings of Subtractive-based processes apply.
Reported hitherto Fully-Additive-based printed electronics
are uncompetitive when compared to their Subtractive-
based counterparts due their low printed semiconductor
carrier-mobility, thereby further and severely limiting the
ensuing applications to even lower speed.
In this paper, we propose a Fully-Additive printing pro-
cess that circumvents the aforesaid shortcomings of state-
of-the-art Fully-Additive processes, rendering the ensuing
Fully-Additive printed circuits/systems competitive to
Subtractive-based processes in terms of carrier-mobility
and the ability to print complex circuits/systems including
transistors, passive components (capacitors, resistors and
inductors) and two metal-interconnect layers on ﬂexible
substrates (such as plastic ﬁlms, e.g. polycarbonate ﬁlm
[14]). Hence, the ensuing printed electronics from the pro-
posed Fully-Additive printing process feature the aforesaid
often-touted merits of printed electronics. The proposed
process features the ability of realizing complex circuits/
systems on ﬂexible plastic ﬁlms – hence highly competi-
tive to the substantially more complex and expensive Sub-
tractive-based processes. The printing herein is a screen
printing process similar to that ubiquitously used for print-
ing multiple-colored prints on tee-shirts, and the equip-
ment and facilities used are largely the same (save the
chemicals and curing steps) – low-cost and unsophisti-
cated. The proposed Fully-Additive printing process
features high semiconductor carrier-mobilityTable 1
Proposed Fully-Additive printing process.
Layers Materials Print
Layer 0: Substrate (ﬂexible plastic ﬁlm) Polycarbonate Clea




Layer 2: Dielectric of transistors and capacitors,
isolation between top and bottom
interconnections
Dupont 5018 [20] With
of La
of 35









Layer 5: Semiconductor TIPS-Pentacene Coat
in an(1.5 cm2/Vs, which is 3 higher than state-of-the-art;
see Table 2 later) and capable of printing passive
components (capacitors, resistors and inductors), and two
metal-interconnect layers. The range of the values of the
printed capacitors, resistors and inductors are large:
respectively 224 pF/cm2 to 1.1 nF/cm2, 3.3 kO/h to
800 kO/h and 1 lH to 8 lH with quality factor Q of 2; Q
of 2 is sufﬁcient for many applications, including RFID.
These large ranges are desirable for sake of generality for
the efﬁcacious design and realization of analog and
mixed-signal circuits/systems.
On the basis of the proposed Fully-Additive screen
printing process, three fundamental analog (a proposed
and two conventional differential ampliﬁers) circuits and
a mixed-signal (4-bit digital-to-analog converter (DAC))
circuit are demonstrated. Of speciﬁc interest in terms of
circuit design, we propose to employ a novel positive-
cum-negative feedback for the proposed ampliﬁer to
simultaneously improve the gain (>14 dB higher than the
conventional Fully-Additive three-stage ampliﬁer of equiv-
alent hardware and printed area), and mitigate the effects
of process variations (reduced to 5% of the Fully-Additive
conventional ampliﬁers). The 4-bit DAC, on the other hand,
is competitive to the state-of-the-art Subtractive-based
DAC (realized on plastic ﬁlm) in terms of supply voltage
and resolution; speed would also be competitive if the
channel length is scaled accordingly. Overall, we show that
despite our analog and mixed-signal circuits realized by
means of a Fully-Additive process, they are highly compet-
itive when compared to reported circuit counterparts
based on the substantially more complex and expensive
Subtractive-based processes.2. Fully-additive printing technology
The overall spirit of the proposed screen printing pro-
cess is low-cost and simplicity (including processing steps,
chemicals used, and the associated equipment (and infra-
structure)), yet high performance (in terms of high car-
rier-mobility, capability to print complete circuits/
systems on plastic ﬁlms, and in terms of ensuing circuits/
systems parameters) when compared to the substantially
more expensive and complex state-of-the-art Subtrac-
tive-based processes.ing procedure
n the substrate to remove contaminants
the ﬁrst stainless screen mask (400 mesh count), print the pattern of
r 1, and then cure in an oven at 120 C for 10 min
the second stainless screen mask (400 mesh count), print the pattern
yer 1, and then cure in the UV light with speed of 5ft/min at the power
0 W/inch2
the third stainless screen mask (200 mesh count), print the pattern of
r 3, and then cure in an oven at 120 C for 10 min
the fourth stainless screen mask (325 mesh count), print the pattern of
r 4, and then cure in an oven at 120 C for 10 min Immerse into the
(pentaﬂuorobenzenethiol) solution for 1 h
layer 5 using the slot die coater with speed of 0.1 mm/s and then cure
hotplate for 30 min at 90 C
Table 2
Comparison of Fully-Additive printing processes on ﬂexible substrates.
Channel
length (lm)
Printing technology Mobility (cm2/Vs) Vth (V) Circuits VDD (V)
This work 100 Screen printing and slot die coating 1.5 0 Diff amps and DAC 60
[3] 50 Inkjet printing 0.02 1.2 Inverter 60
[4] 70 Flexography and gravure printing p: 0.0039 n: 0.0029 p: 1.5 n: 1 Ring oscillator 100
[5] 140 Inkjet, drop casting and evaporation p: 0.0078 n: 0.0037 N.A. – 80
[6] 50 Aerosol jet printing N.A 0.25 – 2
[7] N.A. Inkjet printing 0.0035 3.85 – 30
[8] 20 Inkjet printing 0.053 7.8 – 60
[9] 12.6 Gravure and ﬂexography with PDMS stamp 0.1 3.54 – 20
[10] N.A. Inkjet printing 0.45 10.5 – 60
[11] 5 Inkjet printing and spin coating 0.25 1.3 – 40
[12] 200 Gravure printing 0.03 3 1-bit RFID tag 10
[13] 100 Flexography and gravure printing 0.004 N.A Ring oscillator 60
J. Chang et al. / Organic Electronics 15 (2014) 701–710 703The adopted structure of the printed transistor is the
conventional bottom-gate-bottom-contact structure [15]
depicted in the top left of Fig. 1(a). The materials/chemicals
are readily available, and process is low temperature,
<120 C. The associated equipment and infrastructure are
also simple, including a screen printer, an ultra violet
(UV) light source and a slot die coater. The proposed print-
ing method encompassing the printing of Layers 0–5 is
summarized in Table 1 below.
The typical input–output and output characteristics of
our printed p-type transistor are depicted in Fig. 2. The
Fully-Additive printed transistor has a carrier mobility of
1.5cm2/Vs with a standard derivation of 4.56%, threshold
voltage (Vth) = 0 V, and Ion/Ioff ratio = 105. This carrier-
mobility is very signiﬁcantly increased from 0.03cm2/Vs
(reported screen printing methods [1]), and the highest
carrier-mobility of all Fully-Additive processes to-date,
see Table 2. The high Ion/Ioff ratio is desirable for realizing
robust digital circuits/systems [16–19].
To circumvent the severe low carrier-mobility problem,
we propose two innovations. The ﬁrst innovation involves
modifying the electrode-semiconductor interface. In our
process, silver is used as the electrode material largelyFig. 1. (a) Cross section of printed transistor, interconnections, resibecause screen-printable silver paste is readily available
and its electrical and thermal conductivities are high. How-
ever, a major drawback of silver is its low work function,
UAg = 4.7 eV. Speciﬁcally, as the HOMO (highest occupied
molecule orbital) of TIPS-Pentacene (UTIPS-PEN = 5.28 eV)
is relatively high and UAg relatively low, the overall work
function is poorly matched, resulting in high injection bar-
rier, hence low carrier-mobility. To mitigate this mismatch,
we propose [14] to increase the silver work function by
immersing the printed drain and source into PFBT (penta-
ﬂuorobenzenethiol) solution. This PFBT treatment in-
creases the silver work function from UAg = 4.7 eV to
UAg = 5.35 eV, a level in the vicinity of UTIPS-PEN.
The second innovation involves a proposed printing
step for the semiconductor. Speciﬁcally, we propose the
use of the slot die coater [14] instead of the reported inkjet
[3,7,8], spin coating [5], drop casting [11], etc. to print the
TIPS-Pentacene semiconductor layer. It is interesting to
note that although slot die coating is commonly used for
printing the active materials for solar cells, to our knowl-
edge, this is the ﬁrst application for printed transistors
[14]. The advantage of using a slot die coater is that the
crystal formation of the TIPS-Pentacene is well controlledstor, capacitor and inductor, and (b) their microphotographs.
Fig. 2. Transfer and output characteristics of proposed Fully-Additive printed transistors.
704 J. Chang et al. / Organic Electronics 15 (2014) 701–710by the coating direction so that the crystal grain bound-
aries are decreased, thereby facilitating the ﬂow of elec-
trons between the source and drain of the transistor.
Passive elements (resistors, capacitors and inductors)
can likewise be Fully-Additive printed, and all circuit ele-
ments interconnected by at least two metal-interconnect
layers. In the case of resistors, we use a blend of high (Du-
pont 5036 [20]) and low (Dupont 7082 [20]) resistivity
materials to obtain a reasonably large range of printed
resistor resistivities. By means of this composition blend-
ing, the ensuing resistivities of the printed resistors range
from 3.3 kO/h to 800 kO/h.
In the case of capacitors, a large range of capacitances is
likewise desirable. To obtain this, we employ a multiple
dielectric-layer structure, similar to the double MIM-cap
in silicon processes [21]. Fig. 3 depicts the cross-section
of a Fully-Additive triple dielectric-layer (four metal lay-
ers) printed capacitor. Depending on the number of dielec-
tric layers, the capacitance ranges from 224 pF/cm2 (for
single dielectric-layer) to 1.1 nF/cm2 (for quintuple dielec-
tric-layer).
In the case of Fully-Additive inductors, the inductance
ranges from 1 lH to 8 lH with Q = 2 at 10 MHz. Although
the Q factor is relatively low, the printed inductor is never-
theless sufﬁcient for many applications, including the
13.56 MHz RFID.Fig. 3. Cross section view of a Fully-Additive triple dielectric-layer
capacitor.3. Fully-Additive printed analog and mixed-signal
circuits
In this section, several printed analog and mixed-signal
circuits based on the proposed Fully-Additive process are
demonstrated, including a proposed and two conventional
differential ampliﬁers, and a DAC.3.1. Fully-Additive printed differential ampliﬁers
The general desirable attributes of an ampliﬁer include
high gain and high gain-bandwidth. In the context of
printed electronics, ampliﬁer designs are challenging be-
cause of the low semiconductor carrier-mobility (>103
lower than silicon), absence of n-type transistors (particu-
larly for Fully-Additive processes and in most Subtractive-
based processes), and high process variations; due to the
absence of n-type transistors, established gain-boosting
methods such as cascode topologies used in silicon-based
designs are inapplicable here. Several reported gain boost-
ing methods [22–24] in printed electronics employ zero-
VGS connected transistors (transistors in the cut-off region)
as the active load. From a practical printed electronics per-
spective, this practice is avoided here because of the ensu-
ing high sensitivity of the ampliﬁer parameters (including
gain and output common-mode voltage, etc.) to process
variations – a serious drawback. This is because the imped-
ance of zero-VGS connected transistors is very sensitive to
process variations, largely due to poor matching. Thus
diode-connected transistors are preferred to serve as the
active load to overcome the process variations although
the gain is degraded. Fig. 4 depicts the schematic, micro-
photograph, measured and simulated characteristics of a
diode load inverter at supply voltage of 60 V, the maxi-
mum gain is 9 dB.
To circumvent these challenges and drawback, we pro-
pose a differential ampliﬁer embodying a novel positive-
cum-negative feedback path. The positive feedback path
serves to signiﬁcantly increase the gain whilst the negative
feedback path reduces the output common-mode sensitiv-
ity of the ampliﬁer. It is interesting to note that positive
Fig. 4. (a) Schematic of the diode load inverter; (b) microphotograph of the diode load inverter; (c) measured and simulated characteristics of the diode
load inverter.
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signs due to the increased possibility of instability. How-
ever, positive feedback herein is appropriate due to the
low (relative to silicon) carrier-mobility (hence low gain)
where the possibility of instability is virtually negligible.
Fig. 5(a–c) respectively depicts the schematic of the
proposed single-stage, conventional single-stage and the
conventional three-stage differential ampliﬁers. The
microphotograph of the proposed and conventionalFig. 5. (a–c) Schematic of the proposed and conventional differential ampliﬁers; (
(f) layout of conventional three-stage ampliﬁer.single-stage differential ampliﬁers printed based on the
proposed Fully-Additive process is depicted in Fig. 5d and
e respectively, and the layout of the conventional three-
stage ampliﬁer is depicted in Fig. 5f. From Fig. 5(a–f), it
can be seen that the conventional single-stage ampliﬁer
is the hardware simplest and as expected, its ensuing
printed area (2.75 cm  3.5 cm) is the smallest. On the
other hand, the hardware complexity (in terms of transis-
tor count) and printed area of the proposed single-staged) and (e) microphotographs of the proposed and conventional ampliﬁers;
Fig. 6. (a) Measured and simulated input and output waveforms; (b) frequency responses; and (c) simulated output common-mode voltage variations due
to threshold voltage variations.
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Table 3










Screen printing and slot die coating 100 Diode connected 27 70
[1] Subtractive
Process
Laser ablation and screen printing 20 Complementary
conﬁguration
22.4 1025
[22] Photolithography and vacuum
evaporation
10 Zero-VGS connected 18.6 N.A.





[24] Photolithography and vacuum
evaporation
5 Zero-VGS connected 23.5 7.5
[25] Photolithography and vacuum
evaporation
5 Diode connected 10 1400
[26] Laser ablation and screen printing 20 Complementary
conﬁguration
50 75
Fig. 7. (a) Schematic and (b) microphotograph of the Fully-Additive printed 4-bit DAC.
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mately the same: 12 transistors on 3.25 cm  4.25 cm
and 13 transistors on 3.25 cm  5 cm for the proposed sin-
gle-stage and conventional three-stage ampliﬁers respec-
tively; their performance is however markedly different,
see below.
On the basis of measurements and simulations on the
printed proposed and conventional single-stage ampliﬁers
and of simulations on the conventional three-stage ampli-
ﬁer, Fig. 6(a–c) respectively depicts their time-domain re-
sponses, frequency responses, and output common-mode
variations due to threshold voltage (process) variations.
As the simulations and measured plots in Fig. 6a and b
agree well, our derived SPICE models (for sake of brevity,
not described herein) for our Fully-Additive printed tran-
sistors are precise.
The proposed ampliﬁer features two advantages over
the conventional designs, particularly the exploitation ofsimultaneous positive-cum-negative feedback therein.
First, from Fig. 6a and b, the gain of the proposed ampliﬁer
is 27 dB, and is signiﬁcantly higher than that of the con-
ventional three-stage and single-stage ampliﬁers, whose
gain is 13 dB and 8 dB respectively. With respect to
the conventional three-stage ampliﬁer, this signiﬁcantly
higher gain is obtained largely without compromising the
gain-bandwidth and without incurring hardware or
printed area penalty. The functionality of the transistors
in the proposed design in Fig. 5a is as follows. Two differ-
ential pairs with diode-connected load conﬁguration are
employed, comprising M7, M1, M4, M6 forming one pair,
and M8, M2, M3, and M5 forming the second pair. M7, M8
are current biasing transistors, M1, M4, M2, M3 are input
transistors, and M5, M6 are diode-connected load transis-
tors of M3 and M4, respectively. The output of each differ-
ential pair (source of M5 and M6) is fed back to the
current biasing transistor (M7 and M8) of another pair
Fig. 8. The measured (a) time domain response, (b) transfer characteristics, (c) DNL and (d) INL.
708 J. Chang et al. / Organic Electronics 15 (2014) 701–710through a voltage level shifter (M9, M11 and M10, M12,
respectively). The gain of the proposed ampliﬁer AV can
be easily derived as:
AV ¼ gm1gm5  12 gm8 gm1gm5
ð1Þwhere gm1, gm5, and gm8 are respectively the transconduc-
tance of M1, M5 and M8.
Second, the application of negative feedback reduces
the output common-mode voltage sensitivity of the ampli-
ﬁer to the process variations. For instance, when the out-
put common-mode voltage (Vout1 and Vout2) increases due
Table 4
Benchmarking printed DACs on ﬂexible substrate.
Printing technology Channel
length (lm)






Screen printing and slot die coating 100 4 30 300
[27] Subtractive process Photolithography or laser ablation and screen
printing
20 4 40 8.4 k*
* Unspeciﬁed in [27], estimated based on the Ref. [28] by the same authors.
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source voltage of M9 and M10 (the gate voltage of M7 and
M8) also increases, thereby reducing the current in M7
and M8 and consequently, reducing Vout1 and Vout2.
Conversely, when Vout1 and Vout2 reduce due to process
variations, the negative feedback will pull up Vout1 and
Vout2. On the basis of simulations, Fig. 6c compares the
output common-mode variations as a function of threshold
voltage variations of the proposed and conventional signal-
stage, and conventional three-stage ampliﬁers. It is
apparent here that as a consequence of the embodiment
of negative feedback, the output common-mode sensitivity
to process variations of the proposed ampliﬁer is signiﬁ-
cantly improved compared to the conventional ampliﬁers.
As a case in point, for 5 V threshold voltage variation, the
output common-mode variation for the proposed ampliﬁer
is a mere 0.3 V vis-à-vis 5.6 V and 6.5 V respectively for the
conventional single-stage and three-stage ampliﬁers,
equivalent to a signiﬁcantly reduced 5% thereof.
To put the attributes of the proposed ampliﬁer design in
perspective, Table 3 benchmarks the proposed ampliﬁer
(Fully-Additive process) against reported state-of-the-art
differential ampliﬁers (all based on Subtractive processes)
on ﬂexible substrates; note that ampliﬁers based on
Fully-Additive process are not included as to the best of
our knowledge, they are hitherto unreported. It is apparent
from this table that the proposed ampliﬁer features a high
gain despite its realization based on the proposed simple
low-cost Fully-Additive process. Further, the reported rela-
tively high gain ampliﬁers [22–24] are based on zero-VGS
connected load, which as delineated earlier, are disadvan-
tageous as they are very sensitive to process variations.
Nevertheless, although the bandwidth of the proposed
ampliﬁer is somewhat modest due to the low-cost
‘tee-shirt’ printing equipment, the proposed ampliﬁer
remains highly competitive for printed electronics.3.2. Fully-Additive printed digital to analog converter
We further demonstrate the feasibility of realizing a
Fully-Additive printed mixed-signal circuit, embodying
both analog and digital circuits, passive elements
(capacitors) and two metal-interconnect layers. Fig. 7a
and b respectively depicts the schematic and microphoto-
graph of the 4-bit DAC whose architecture is based on the
well-established binary-weighted charge-redistribution
architecture. This architecture is chosen for its hardware
simplicity (low transistor count) and independence of tran-
sistor matching (instead, capacitor-matching dependent);note that the matching of printed capacitors is more
precise than printed transistors.
There are two major design challenges in the DAC
design. First, the low operation speed due to the low semi-
conductor carrier-mobility, and second, the large parasitic
capacitance associated with the printing process, particu-
larly when the capacitors is a single-dielectric layer
capacitor; for sake of printing simplicity, we adopt the
single-dielectric layer capacitor here. In this case, the
speciﬁc capacitance (capacitance per unit area) of C1–C4
in Fig. 7a and the parasitic capacitance of printed transis-
tors and that due to the overlap of the top and bottom
interconnections is largely the same. In this ﬁrst realiza-
tion, the binary weighted capacitors are realized simply
by scaling their sizes herein; scaling by means of multiple
unit-sized capacitors will be described in a separate paper.
To mitigate these two design challenges, we propose to
exploit some of parasitic capacitors so that the capacitors
used herein are minimal. Speciﬁcally, the three parasitic
capacitors between Buffer and Gnd nodes, as depicted in
Fig. 7b, are exploited to collectively function as C5 in
Fig. 7a. The other capacitors (C1–C4) are thereafter scaled
in size accordingly. In this fashion, the ‘free’ (parasitic)
capacitances are not only exploited but deﬁne the mini-
mum capacitance for the binary-weighted capacitor array;
the ‘usual’ alternative is a deliberate C5 which would other-
wise need to be scaled to be much larger than the parasi-
tics, thereby resulting in a substantially larger overall
capacitor array. As the consequent capacitors in the DAC
are now relatively small, the required printed area is
reduced and speed of the DAC improved. For completeness,
note that the drawbacks nevertheless are the larger clock
feedthrough (due to the large parasitic capacitors of the
transistor switches, M1–M8 and Inv1–Inv4), a small DC
offset and gain error (due to the parasitic capacitor of the
reset transistor, Mreset). These drawbacks are, neverthe-
less, inconsequential as the clock feedthrough has little
effect on the steady-state output and the DC offset and gain
error can be easily compensated by the subsequent blocks
in the system embodying the DAC.
Fig. 8a depicts the measured output time domain wave-
form when the input sequentially increases from 0000 to
1111. Fig. 8b depicts the measured transfer function
characteristics, and the Differential (DNL) and Integral
Non-Linearities (INL) for 5 Hz, 100 Hz and 300 Hz sampling
rate. The DNL and INL for 5 Hz, 100 Hz and 300 Hz is
0.8LSB (Least Signiﬁcant Bit) and 0.4 LSB; 0.6 LSB and
1.0LSB; and 0.8LSB and 0.9LSB respectively.
To put the attributes of the proposed DAC in perspec-
tive, Table 4 benchmarks the proposed DAC based on the
710 J. Chang et al. / Organic Electronics 15 (2014) 701–710proposed Fully-Additive process (to our knowledge, the
only DAC that is Fully-Additive printed) against the
reported DAC on ﬂexible substrates (based on Subtractive
process); only one DAC on a ﬂexible substrate (others are
on glass and are hence not benchmarked here) has thus
far been reported. A comparison against the reported
DAC shows that our proposed DAC is competitive in terms
of resolution and supply voltage, but disadvantages in
terms of speed. This disadvantage is largely due to the
large channel length, a consequence of the imprecise regis-
tration (alignment between masks) and the low-cost ‘tee-
shirt’ equipment.
4. Conclusions
A printing process, embodying simple depositions-only
processing steps, for realizing printed electronics circuits/
systems on ﬂexible substrates has been proposed.
Speciﬁcally, the process is Fully-Additive (vis-à-vis Sub-
tractive-based processes embodying complex deposition-
cum-etching steps) – green, on-demand and low-cost. This
process is not only uniquely capable of printing the
semiconductor of transistors with high carrier-mobility
(1.5cm2/Vs, equivalent to 3 higher than reported
Fully-Additive processes, and comparable to Subtractive-
based process), but unique amongst Fully-Additive process
because of its capability to print passive elements (capaci-
tors, resistors and inductors) and two metal-interconnect
layers, hence complete circuits/systems on ﬂexible sub-
strates. By means of the proposed Fully-Additive process,
several analog and mixed-signal circuits have been demon-
strated, including proposed and conventional single-stage
differential ampliﬁers, conventional three-stage differen-
tial ampliﬁer and a DAC. By means of a novel positive-
cum-negative feedback path, the proposed ampliﬁer has
been shown to feature signiﬁcantly higher gain and signif-
icantly lower susceptibility to process variations compared
to conventional ampliﬁers realized using the same Fully-
Additive process, and highly competitive to ampliﬁers
realized using Subtractive processes. The performance of
the DAC has also been shown to be highly competitive.
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